From d3a0cc3a8ba6dfeb64d3faeffdeb6845b60e5840 Mon Sep 17 00:00:00 2001
From: Yuchen Pei <me@ypei.me>
Date: Sat, 20 Jan 2018 15:41:49 +0100
Subject: rearranged the dir for github

- removed tools and pdfs
- rearranged the projects dirs
- added md files
- other minor changes
---
 chips/RAM16K.hdl | 25 +++++++++++++++++++++++++
 1 file changed, 25 insertions(+)
 create mode 100644 chips/RAM16K.hdl

(limited to 'chips/RAM16K.hdl')

diff --git a/chips/RAM16K.hdl b/chips/RAM16K.hdl
new file mode 100644
index 0000000..9c6e89f
--- /dev/null
+++ b/chips/RAM16K.hdl
@@ -0,0 +1,25 @@
+// This file is part of www.nand2tetris.org
+// and the book "The Elements of Computing Systems"
+// by Nisan and Schocken, MIT Press.
+// File name: projects/03/b/RAM16K.hdl
+
+/**
+ * Memory of 16K registers, each 16 bit-wide. Out holds the value
+ * stored at the memory location specified by address. If load==1, then 
+ * the in value is loaded into the memory location specified by address 
+ * (the loaded value will be emitted to out from the next time step onward).
+ */
+
+CHIP RAM16K {
+    IN in[16], load, address[14];
+    OUT out[16];
+
+    PARTS:
+    // Put your code here:
+    DMux4Way (in=load, sel=address[0..1], a=load0, b=load1, c=load2, d=load3);
+    RAM4K (in=in, load=load0, address=address[2..13], out=out0);
+    RAM4K (in=in, load=load1, address=address[2..13], out=out1);
+    RAM4K (in=in, load=load2, address=address[2..13], out=out2);
+    RAM4K (in=in, load=load3, address=address[2..13], out=out3);
+    Mux4Way16 (a=out0, b=out1, c=out2, d=out3, sel=address[0..1], out=out);
+}
-- 
cgit v1.2.3