aboutsummaryrefslogtreecommitdiff
path: root/chips/RAM8.hdl
diff options
context:
space:
mode:
Diffstat (limited to 'chips/RAM8.hdl')
-rw-r--r--chips/RAM8.hdl29
1 files changed, 29 insertions, 0 deletions
diff --git a/chips/RAM8.hdl b/chips/RAM8.hdl
new file mode 100644
index 0000000..2ea13a1
--- /dev/null
+++ b/chips/RAM8.hdl
@@ -0,0 +1,29 @@
+// This file is part of www.nand2tetris.org
+// and the book "The Elements of Computing Systems"
+// by Nisan and Schocken, MIT Press.
+// File name: projects/03/a/RAM8.hdl
+
+/**
+ * Memory of 8 registers, each 16 bit-wide. Out holds the value
+ * stored at the memory location specified by address. If load==1, then
+ * the in value is loaded into the memory location specified by address
+ * (the loaded value will be emitted to out from the next time step onward).
+ */
+
+CHIP RAM8 {
+ IN in[16], load, address[3];
+ OUT out[16];
+
+ PARTS:
+ // Put your code here:
+ DMux8Way (in=load, sel=address, a=load0, b=load1, c=load2, d=load3, e=load4, f=load5, g=load6, h=load7);
+ Register (in=in, load=load0, out=out0);
+ Register (in=in, load=load1, out=out1);
+ Register (in=in, load=load2, out=out2);
+ Register (in=in, load=load3, out=out3);
+ Register (in=in, load=load4, out=out4);
+ Register (in=in, load=load5, out=out5);
+ Register (in=in, load=load6, out=out6);
+ Register (in=in, load=load7, out=out7);
+ Mux8Way16 (a=out0, b=out1, c=out2, d=out3, e=out4, f=out5, g=out6, h=out7, sel=address, out=out);
+}