aboutsummaryrefslogtreecommitdiff
path: root/projects/03/b/RAM512.hdl
diff options
context:
space:
mode:
Diffstat (limited to 'projects/03/b/RAM512.hdl')
-rw-r--r--projects/03/b/RAM512.hdl12
1 files changed, 11 insertions, 1 deletions
diff --git a/projects/03/b/RAM512.hdl b/projects/03/b/RAM512.hdl
index 6c40f28..55f6ea0 100644
--- a/projects/03/b/RAM512.hdl
+++ b/projects/03/b/RAM512.hdl
@@ -16,4 +16,14 @@ CHIP RAM512 {
PARTS:
// Put your code here:
-} \ No newline at end of file
+ DMux8Way (in=load, sel=address[0..2], a=load0, b=load1, c=load2, d=load3, e=load4, f=load5, g=load6, h=load7);
+ RAM64 (in=in, load=load0, address=address[3..8], out=out0);
+ RAM64 (in=in, load=load1, address=address[3..8], out=out1);
+ RAM64 (in=in, load=load2, address=address[3..8], out=out2);
+ RAM64 (in=in, load=load3, address=address[3..8], out=out3);
+ RAM64 (in=in, load=load4, address=address[3..8], out=out4);
+ RAM64 (in=in, load=load5, address=address[3..8], out=out5);
+ RAM64 (in=in, load=load6, address=address[3..8], out=out6);
+ RAM64 (in=in, load=load7, address=address[3..8], out=out7);
+ Mux8Way16 (a=out0, b=out1, c=out2, d=out3, e=out4, f=out5, g=out6, h=out7, sel=address[0..2], out=out);
+}