1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
|
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM16K.hdl
/**
* Memory of 16K registers, each 16 bit-wide. Out holds the value
* stored at the memory location specified by address. If load==1, then
* the in value is loaded into the memory location specified by address
* (the loaded value will be emitted to out from the next time step onward).
*/
CHIP RAM16K {
IN in[16], load, address[14];
OUT out[16];
PARTS:
// Put your code here:
DMux4Way (in=load, sel=address[0..1], a=load0, b=load1, c=load2, d=load3);
RAM4K (in=in, load=load0, address=address[2..13], out=out0);
RAM4K (in=in, load=load1, address=address[2..13], out=out1);
RAM4K (in=in, load=load2, address=address[2..13], out=out2);
RAM4K (in=in, load=load3, address=address[2..13], out=out3);
Mux4Way16 (a=out0, b=out1, c=out2, d=out3, sel=address[0..1], out=out);
}
|
