aboutsummaryrefslogtreecommitdiff
path: root/chips/RAM16K.hdl
diff options
context:
space:
mode:
authorYuchen Pei <me@ypei.me>2018-01-20 15:41:49 +0100
committerYuchen Pei <me@ypei.me>2018-01-20 15:41:49 +0100
commitd3a0cc3a8ba6dfeb64d3faeffdeb6845b60e5840 (patch)
treed58df9ec2480e2a9ec6240f9c797f83d1a0b1056 /chips/RAM16K.hdl
parent3571f998b28fbc8d9250ba04c983935f10a16c15 (diff)
rearranged the dir for github
- removed tools and pdfs - rearranged the projects dirs - added md files - other minor changes
Diffstat (limited to 'chips/RAM16K.hdl')
-rw-r--r--chips/RAM16K.hdl25
1 files changed, 25 insertions, 0 deletions
diff --git a/chips/RAM16K.hdl b/chips/RAM16K.hdl
new file mode 100644
index 0000000..9c6e89f
--- /dev/null
+++ b/chips/RAM16K.hdl
@@ -0,0 +1,25 @@
+// This file is part of www.nand2tetris.org
+// and the book "The Elements of Computing Systems"
+// by Nisan and Schocken, MIT Press.
+// File name: projects/03/b/RAM16K.hdl
+
+/**
+ * Memory of 16K registers, each 16 bit-wide. Out holds the value
+ * stored at the memory location specified by address. If load==1, then
+ * the in value is loaded into the memory location specified by address
+ * (the loaded value will be emitted to out from the next time step onward).
+ */
+
+CHIP RAM16K {
+ IN in[16], load, address[14];
+ OUT out[16];
+
+ PARTS:
+ // Put your code here:
+ DMux4Way (in=load, sel=address[0..1], a=load0, b=load1, c=load2, d=load3);
+ RAM4K (in=in, load=load0, address=address[2..13], out=out0);
+ RAM4K (in=in, load=load1, address=address[2..13], out=out1);
+ RAM4K (in=in, load=load2, address=address[2..13], out=out2);
+ RAM4K (in=in, load=load3, address=address[2..13], out=out3);
+ Mux4Way16 (a=out0, b=out1, c=out2, d=out3, sel=address[0..1], out=out);
+}